Docket No. 303.389US2 WD #305097



No. 303.389US2
)5097

Clean Version of Pending Claims

CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED
SEMICONDUCTOR SURFACES
Applicant: Leonard Forbes et al.

Applicant: No.:09/467,992

Claims 17-19, 22-23, 26-27, 29, 31-51, as of August 6, 2002(date RCE filed).

17. (Amended) A memory cell, comprising:

a transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region;

a trench capacitor formed in a trench and coupled to the first source/drain region; and a second plate of polycrystalline material formed in the trench that is coupled to a first plate integral with the second source/drain region thereby forming a conductorless electrical connection between the trench capacitor and the transistor, the first plate having an etchroughened surface; and

an insulator layer that separates the second polycrystalline plate from the etch-roughened surface of the first plate.

- (Amended) The memory cell of claim 17, wherein the second polycrystalline 18. semiconductor plate comprises polysilicon.
- 19. (Amended) The memory cell of claim 17, wherein the first plate comprises a heavily doped p-type silicon substrate.

22. (Amended) A memory cell, comprising:

a vertical transistor formed outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region that are vertically aligned;

wherein a surface of the second source/drain region includes integral therewith a first plate having a polycrystalline surface layer that is etch-roughened;

atrench capacitor having a second plate that is formed in a trench that surrounds the first plate; and

wherein the first plate forms a conductorless electrical connection between the trench capacitor and the transistor.

(Amended) The memory cell of claim 22, wherein the first plate integral with the second 23. source/drain region comprises single crystalline silicon upon which is formed the layer of polysilicon.

(Amended) A memory device, comprising: 26.

an array of memory cells, each memory cell including an access transistor that is coupled to a trench capacitor wherein a first plate of the trench capacitor is integral with a second source/drain region so as to form a conductorless electrical connection between the trench capacitor and the access transistor, the first plate including a micro-roughened surface layer of porous polysilicon, and a second plate of the trench capacitor disposed adjacent to the first plate;

a number of bit lines that are each selectively coupled to a number of the memory cells at a first source/drain region of the access transistor;

a number of word lines disposed substantially orthogonal to the bit lines and coupled to gates of a number of access transistors; and

a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.

- The memory device of claim 26, where in the first plate comprises a single crystalline 27. layer upon which is formed the layer of polysilicon.
- The memory device of claim 26, wherein the second plate comprises polysilicon. 29.

## 31. (Amended) A memory cell, comprising:

a transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a second source/drain region having a first plate formed integral therewith, a body region and a second source/drain region; and

a trench capacitor formed in a trench and electrically coupled without an intervening conductor to the first plate;

wherein the trench capacitor includes a polysilicon second plate formed in the trench that is coupled to the first plate of the second source/drain region, the first plate including a surface layer of polysilicon that is etch-roughened, and an insulator layer that separates the second polysilicon plate from the etch-roughened polysilicon surface of the first plate.

32. The memory cell of claim 31, wherein the first plate comprises heavily doped p-type silicon.

## 33. (Amended) A memory cell, comprising:

a transister formed in a layer of semiconductor material outwardly from a substrate, the transistor including a second source/drain region having a first plate formed integral therewith, a body region and a first source/drain region; and

a trench capacitor formed in a trench and electrically coupled without an intervening conductor to the first plate;

wherein the trench capacitor includes a second plate of polysilicon formed in the trench so as to surround the first plate, and an insulator layer that separates the second polysilicon plate from at least the etch-roughered surface of the first plate.

## 34. (Amended) Amemory cell, comprising:

a vertical transistor formed outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region that are vertically aligned,



July 7

und F9

wherein the second source/drain region includes integral therewith a single crystalline silicon first plate with a layer of polysilicon having an etch-roughened surface; and

a trench capacitor with a second plate that is formed in a trench and that surrounds at least the etch-roughened surface of the first plate; and

wherein the first plate forms a conductorless electrical connection between the trench capacitor and the transistor.

35. (Amended) A memory device, comprising:

an array of memory cells, each memory cell including an access transistor that is electrically connected without an intervening conductor to a trench capacitor by a first plate of the trench capacitor that is integral with a second source/drain region of the access transistor, the first plate including a micro-roughened surface of porous polysilicon, with a second plate of the trench capacitor disposed so as to surround at least the micro-roughened surface of the first plate;

a number of bit lines that are each selectively coupled to a number of the memory cells at a [second] first source/drain region of the access transistor;

a number of word lines disposed substantially orthogonal to the bit lines and coupled to gates of a number of access transistors; and

a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.

36. (Amended) The memory device of claim 35, wherein the access transistor includes a body region of p-type single crystalline silicon adjoining the second source/drain region, wherein the second source/drain region is n-type single crystalline silicon.

37. (Amended) The memory cell of claim 31, wherein the second source/drain region is P-doped or N-doped.

5 b

chy!

- 38. (Amended) The memory cell according to claim 33, wherein the second source/drain region is N-doped of P-doped.
- 39. The memory cell according to claim 34, wherein the single crystalline polysilicon is P-doped or N-doped.
- 40. (Amended) The memory cell according to claim 35, wherein the second source/drain of the access transistor is P-doped or N-doped.

41. (Amended) A memory cell, comprising:

a transistor comprising outwardly from a substrate a second source/drain region at least a portion of which serves as a single crystalline first capacitor plate for forming a conductorless connection of the transistor to a trench capacitor, a body region and a first source/drain region, wherein the first capacitor plate includes a micro-roughened surface for increasing the capacitance of the trench capacitor;

the trench capacitor being formed in a trench surrounding a portion of the lateral transistor and including a second capacitor plate of polycrystalline material formed so as to surround the first capacitor; and

an insulator layer that separates the second polycrystalline semiconductor plate from the micro-roughened surface of the first plate.

- 42. A memory cell according to claim 41, wherein the micro-roughened surface of the first capacitor plate comprises a layer of polysilicon.
- 43. (Amended) A memory cell according to claim 41, wherein the second source/drain region that includes the first capacitor plate, the body-region, and the first source/drain region are formed as a pillar of single-crystal semiconductor material.

5 by

- 44. A memory cell according to claim 41, wherein the second plate also surrounds first plates of adjacent memory cells.
- 45. A memory cell according to claim 44, wherein the second plate is grounded.
- 46. A memory cell according to claim 17, wherein the first plate also surrounds second plates of adjacent memory cells.
- 47. A memory cell according to claim 26, wherein the second plate also surrounds first plates of adjacent memory cells.
- 48. A memory cell according to claim 31, wherein the second plate also surrounds first plates of adjacent memory cells
- 49. A memory cell according to claim 33, wherein the second plate also surrounds first plates of adjacent memory cells.
- 50. A memory cell according to claim 35, wherein the second plate also surrounds first plates of adjacent memory cells.
- 51. (Amended) A memory cell comprising:
- a lateral transistor formed in an upper portion of a single crystalline substrate and including a first source/drain region, a body region, and a second source/drain region;
  - a trench capacitor including a first plate formed by the substrate;
- a trench formed in the substrate, the trench including a first micro-roughened polysilicon surface, a second plate formed within the trench and having a second micro-roughened





polysilicon surface, and a dielectric layer separating the first micro-roughened polysilicon surface from the second micro-roughened polysilicon surface; and

a contact connecting the second source/drain region to the second plate.